### Vyasa: A High-performance Vectorizing Compiler for Tensor Convolutions onto Xilinx Al Engine

#### **Prasanth Chatarasi\***

Stephen Neuendorffer<sup>+</sup>, Samuel Bayliss<sup>+</sup>, Kees Vissers<sup>+</sup>, and Vivek Sarkar<sup>\*</sup> Habanero Research Group, Georgia Tech<sup>\*</sup>, and Xilinx Research Labs<sup>+</sup>

2020 IEEE High Performance Extreme Computing Virtual Conference Sep 24th, 2020







### Key architectural features of AI Engine



Fixed Point SIMD Unit

#### 1) 2D SIMD datapath for fixed point

- Reduction within a row/lane
- #Columns depend on operand precision
  - 32-bit types: 8 rows x 1 col
  - 16-bit types: 8 rows x 4 col (or)

16 rows x 2 col

• 8-bit types: 16 rows x 8 col

#### 2) <u>Shuffle Interconnection network</u>

- Between SIMD and vector register file
- Supports arbitrary selection of elements from a vector register
  - Some constraints for 16-/8-bit types
- Selection parameters are provided via vector intrinsics

### **Problem Statement & Challenges**

## **Problem statement:** How to implement high-performance primitives for tensor convolutions on AI Engine?

- <u>Current practice</u>: Programmers manually use vector intrinsics to program 2D SIMD unit and also explicitly specify shuffle network parameters for data selection
- <u>Challenges</u>: Error prone, written code may not be portable to a different schedule or data-layouts, daunting to explore all choices to find best implementation, tensor convolutions vary in sizes and types

# Our approach: Vyasa, a domain-specific compiler to generate high performance primitives for tensor convolutions from a high-level specification!

### Our high-level approach (Vyasa)



In this talk, I focus on step-3 and step-4 leveraging shuffle network and 2D SIMD datapath!

#### Running Example – CONV1D



A sample schedule: Unroll w-loop and Vectorize x-loop (VLEN: 16)



### 1) Exploiting Vector Register Reuse



- Build "temporal reuse graph" with nodes being vector loads
  - Edge exists b/w nodes if there is at least one element in common
- <u>Al Engine allows to create logical vector registers of length up to 1024 bits</u>
  - Identify (aligned) connected components and assign each component to a vector register that can subsume the individual vector loads of the component.
  - Use shuffle interconnection network to select desired elements

### 2) Grouping 1D Vector Operations



All the 4 operations are performed with a single load of V1 and V2 (maximum reuse)

#### Evaluation: CONV2D's in CV (256x16)

#### HALIDE CODE: O(x, y) += W(r, s) \* I(x+r, y+s);



- Expert-written codes are available only for 3x3 and 5x5 filters
  - Available as part of the Xilinx's AI Engine compiler infrastructure
- Auto-tuner was able to find better schedules
  - Especially non-trivial unroll and jam factors

#### Evaluation: CONV2D's in CNN's (128x2x16)

#### <u>HALIDE CODE for REG CONV2D:</u> O(x, y, k, n) += W(r, s, c, k) \* I(x+r, y+s, c, n);



- REG-CONV2D (3x3, 5x5, 7x7)
  - Vectorization along Output width and Reduction along Filter channels
- *PW-CONV2D* (1*x*1), SS-CONV2D (1*x*3, 3*x*1), FC-CONV2D (1*x*1)
  - Vectorization along Output channels and Reduction along Filter channels
- DS-CONV2D (3x3) Padded each row
  - Vectorization along Output width and Reduction along Filter width

#### Non-trivial data-layout choices



- 16-bit *REG-CONV2D (3x3)* 
  - Vectorization along Output width and Reduction along Filter channels
  - For the fused vector operation (W1xI1 + W2 x I2)
    - Data for (I1, I2) should be in a single vector register for the operation
    - I1(0) and I2(0) should be adjacent for shuffle network constraints
  - (C/2)Y'X'(2) refers to first laying out an input block of two channels followed by width, height, and remaining channels.

### **Summary and Related Work**

#### • Summary

- Manually writing vector code for high-performant tensor convolutions achieving peak performance is extremely challenging!
- Domain-specific compilation can be the key!
  - Proposed a convolution-specific IR for easier analysis and transformations
  - Our approach (Vyasa) can work for any convolution variant regardless of its variations and shapes/sizes.
  - Achieved close to the peak performance for a variety of tensor convolutions

#### Related work

- 2D SIMD data paths and shuffle networks are unique to the AI Engine
  - AFWK, vector unit of PEPSC architecture is the only closely related work
    - A greedy approach in their compiler to identify fusible operations