Extending the Polyhedral Compilation Model for Debugging and Optimization of SPMD-style Explicitly Parallel Programs

Prasanth Chatarasi


Masters Thesis Defense Habanero Extreme Scale Software Research Group Department of Computer Science Rice University

April 24th, 2017





40 Years of Microprocessor Trend



- Moore's law still continues
- Performance is driven by parallelism than single-thread

https://www.karlrupp.net/2015/06/40-years-of-microprocessor-trend-data/

Chatarasi, Prasanth (Rice University)

Masters Thesis Defense


A major challenge facing the overall computer field

• Programming multi-core processors – how to exploit the parallelism in large-scale parallel hardware without undue programmer effort

- Mary Hall et.al., in Communications of ACM 2009

- Two major compiler approaches in tackling the challenge
 - Automatic parallelization of sequential programs
 - Compiler extract parallelism
 - Not much burden on programmer but lot of limitations exist!
 - Manually parallelize programs
 - Full burden on programmer but can get higher performance!
 - Can the compilers help the programmer?


SPMD



- We focus on SPMD-style parallel programs
 - All processors execute the same program
 - Sequential code redundantly
 - Parallel code cooperatively

Chatarasi, Prasanth (Rice University)

Focus of this work – Polyhedral compilation model



- Polyhedral compilation model
 - Algebraic framework to reason loop nests
 - Wide range of applications
 - Automatic parallelization
 - High-level synthesis
 - Communication optimizations
 - Used in
 - Production compilers (LLVM, GCC)
 - Just-in-time compilers (PolyJIT)
 - DSL compilers (PolyMage, Halide)

http://pluto-compiler.sourceforge.net/

Chatarasi, Prasanth (Rice University)

Masters Thesis Defense


Though the polyhedral compilation model was designed for analysis and optimization of sequential programs, our thesis is that it can be extended to support SPMD-style parallel programs as input with benefits to debugging and optimization of such programs.

Chatarasi, Prasanth (Rice University)

Chatarasi et.al (LCPC 2016), An Extended Polyhedral Model for SPMD Programs and its use in Static Data Race Detection

Chatarasi et.al (ACM SRC PACT 2015), Extending Polyhedral Model for Analysis and Transformation of OpenMP Programs

Overall flow of the talk




Our tool: PolyOMP

Chatarasi, Prasanth (Rice University)

Masters Thesis Defense

Polyhedral Compilation Model

• Compiler (algebraic) techniques for analysis and transformation of codes with nested loops




- Advantages over Abstract Syntax Tree (AST) based frameworks
 - Reasoning at statement instance in loops
 - Unifies many loop transformations into a single transformation
 - Powerful code generation algorithms


Polyhedral Representation of Programs - Schedule

```
1 for(int i = 1; i < M; i++) {
2    for(int j = 1; j < N; j++) {
3         A[i][j] = MAX(A[i-1][j], A[i-1][j-1], A[i][j-1]); // S
4    }
5 }</pre>
```

Schedule (θ) – A key element of polyhedral representation

- Assigns a time-stamp to each statement instance S(i, j)
- Statement instances are executed in increasing order of time-stamps
- Captures program execution order (total order in general)






```
(a) An SPMD-style program
```

```
(b) Program execution order
     #pragma omp parallel num_threads(2)
1
2
     {
3
              {S1;}
                                                 Thread 0
                                                                           Thread 1
4
         #praqma omp barrier //B1
5
                                                   S1
                                                                             S1
                                                                B1
              {S2;}
                                                   S2
                                                                             S2
7
              {S3;}
8
                                                                              s3
9
                                                                B2
         #pragma omp barrier //B2
10
     }
11
```

Limitations of Polyhedral Model

Currently, there are no approaches to capture partial orders from SPMD programs and express onto schedules

Overall workflow (PolyOMP)



Chatarasi, Prasanth (Rice University)

Masters Thesis Defense

```
#pragma omp parallel
 1
     ſ
 2
         for(int i = 0; i < N; i++)</pre>
 3
         Ł
              for(int j = 0; j < N; j++)</pre>
 5
              {
 6
                   \{S1;\} //S1(i, j)
 7
                #pragma omp barrier //B1(i, j)
8
                   \{S2;\} //S2(i, j)
9
              }
10
11
              #pragma omp barrier //B2(i)
12
13
              #praqma omp master
14
                   {S3;} //S3(i)
15
         }
16
     }
17
```

Program execution order for $\mathsf{N}=2$

Thread 0		Thread 1
S1(0, 0)	Phase = 0 B1(0, 0)	S1(0, 0)
S2(0, 0) S1(0, 1)	Phase = 1 B1(0, 1)	S2(0, 0) S1(0, 1)
S2(0, 1)	Phase = 2 B2(0)	S2(0, 1)
S3(0) S1(1, 0)	Phase = 3 B1(1, 0)	S1(1, 0)
:	:	:

Majorly, two are important, i.e., 1) Threads and 2) Phases

Chatarasi, Prasanth (Rice University)

Extension1 – Thread/Space/Allocation Mapping

Space Mapping (θ^A)

Assigns a logical processor id to each statement instance

```
#praqma omp parallel
     ſ
         for(int i = 0; i < N; i++)</pre>
 3
          Ł
              for(int j = 0; j < N; j++)</pre>
 5
              Ł
 6
                   \{S1:\} //S1(i, j)
 7
                 \#pragma omp barrier //B1(i, j)
 8
                   \{S2;\} //S2(i, j)
9
              }
10
11
12
              #pragma omp barrier //B2(i)
13
14
              #praqma omp master
                   {S3;} //S3(i)
15
         }
16
     }
17
```

Thread 0		Thread 1
S1(0, 0)	Phase = 0 B1(0, 0)	S1(0, 0)
S2(0, 0) S1(0, 1)	Phase = 1 B1(0, 1)	S2(0, 0) S1(0, 1)
S2(0, 1)	Phase = 2 B2(0)	S2(0, 1)
S3(0) S1(1, 0)	Phase = 3 B1(1, 0)	S1(1, 0)
:	1	:

For example, $\theta^A(S3(i)) = 0$

Phase Mapping (θ^P)

Assigns a logical phase id to each statement instance

```
#praqma omp parallel
     ſ
         for(int i = 0; i < N; i++)</pre>
 3
         Ł
              for(int j = 0; j < N; j++)</pre>
 5
              Ł
 6
                   {S1;} //S1(i, j)
 7
                 #pragma omp barrier //B1(i, j)
 8
                   \{S2;\} //S2(i, j)
9
              }
10
11
12
              #pragma omp barrier //B2(i)
13
14
              #praqma omp master
                   {S3;} //S3(i)
15
         7
16
     }
17
```

Thread 0		Thread 1
S1(0, 0)	Phase = 0 B1(0, 0)	S1(0, 0)
S2(0, 0) S1(0, 1)	Phase = 1 B1(0, 1)	S2(0, 0) S1(0, 1)
S2(0, 1)	Phase = 2 B2(0)	S2(0, 1)
S3(0) S1(1, 0)	Phase = 3 B1(1, 0)	S1(1, 0)
:	1	:

For example,
$$\theta^P(S3(0)) = 3$$

We define phase mappings in terms of reachable barriers

Reachable barriers (RB) of a statement instance

Set of barrier instances that can be executed after the statement instance without an intervening barrier instance

Thread 0		Thread 1
S1(0, 0)	Phase = 0 B1(0, 0)	S1(0, 0)
S2(0, 0) S1(0, 1)	Phase = 1 B1(0, 1)	S2(0, 0) S1(0, 1)
S2(0, 1)	Phase = 2 B2(0)	S2(0, 1)
S3(0) S1(1, 0)	Phase = 3 B1(1, 0)	S1(1, 0)
:		:

RB(S2(0,1)) = B2(0)RB(S3(0)) = B1(1,0)

Observation

Two statement instances are in same phase if they have *same* set of reachable barrier instances

Thread 0		Thread 1
S1(0, 0)	Phase = 0 B1(0, 0)	S1(0, 0)
S2(0, 0) S1(0, 1)	Phase = 1 B1(0, 1)	S2(0, 0) S1(0, 1)
S2(0, 1)	Phase = 2 B2(0)	S2(0, 1)
S3(0) S1(1, 0)	Phase = 3 B1(1, 0)	S1(1, 0)
:	1	:

 $\theta^{P}(S3(0)) = RB(S3(0))$ = B1(1,0) $\theta^{P}(S1(1,0)) = RB(S1(1,0))$ = B1(1,0) $\Longrightarrow \theta^{P}(S3(0)) = \theta^{P}(S1(1,0))$

To compute absolute phase mappings, $\theta^{P}(S) = \theta(RB(S))$

Execution order in SPMD-style programs

 In general, partial orders are expressed through May-Happen-in-Parallel (MHP) or Happens-Before (HB) relations

We define MHP relations in terms of space and phase mappings


MHP

Two statement instances can run in parallel if they are run by different threads and are in same phase of computation

• Now, program order information in polyhedral model

• (Space (θ^A) , Phase (θ^P) , Schedule (θ))

Overall workflow (PolyOMP)



- Data races are common bugs in SPMD shared memory programs
- Definition:
 - A race occurs when two or more threads perform a conflicting accesses to a shared variable without any synchronization
- Data races result in non-deterministic behavior
- Occurs only in few of the possible schedules of a parallel program
 - Extremely hard to reproduce and debug!

Motivating benchmark

```
#pragma omp parallel shared(U, V, k)
1
2
    Ł
        while (k \le Max) // S1
3
        ſ
4
                                                  1-dimensional stencil from
            #praqma omp for nowait
5
           for(i = 0 to N)
                                                     OmpSCR suite
6
                U[i] = V[i];
7
8
            #pragma omp barrier
9
                                                  Race b/w S1 and S2 on
10
            #praqma omp for nowait
                                                     variable 'k'
           for(i = 1 to N-1)
11
                V[i] = U[i-1] + U[i] + U[i+1]:
12
13
            #pragma omp barrier
                                                  Our goal: Detect such races
14
                                                     at compile-time
15
            #praqma omp master
            { k++:} // S2
16
        }
17
    }
18
```

- Generate race conditions for every pair of read/write accesses of all statements
 - Race(S, T) = true on 'k'
 - \implies MHP(S,T) = true and S,T conflict on 'k'
 - $\implies \theta^{A}(S) \neq \theta^{A}(T) \text{ and } \theta^{P}(S) = \theta^{P}(T) \text{ and } S, T \text{ conflict on 'k'}$
- Solve the race conditions for existence of solutions.
 - If there are no solutions, there are no data races

Chatarasi, Prasanth (Rice University)

Chatarasi et.al (LCPC 2016), An Extended Polyhedral Model for SPMD Programs and its use in Static Data Race Detection

Our approach on motivating benchmark


```
\#pragma omp parallel shared(U, V, k)
 1
 2
         while (k <= Max) // S1 (loop-x)
 3
                                                      Race cond. b/w S1(x') \& S2(x'')
         Ł
 4
                                                        • Space: \theta^A(S1) \neq \theta^A(S2)
             #pragma omp for nowait
 5
                                                                    \wedge \theta^A(S2) = 0
             for(i = 0 to N)
6
                 U[i] = V[i]:
 7
             #pragma omp barrier // B1
8
                                                        • Phase: \theta^P(S1) = \theta^P(S2)
9
10
             #pragma omp for nowait
                                                                 \rightarrow B1(x') = B1(x" + 1)
             for(i = 1 to N-1)
11
                                                                 \rightarrow x' = x'' + 1
                  V[i] = U[i-1] + U[i] + U[i+1];
12
             #pragma omp barrier
13
14
                                                        Conflict: TRUE (same)
15
             #praqma omp master
                                                            location 'k')
              { k++:} // S2
16
         }
17
     }
18
```

Satisfiable assignment: $\theta^{A}(S1) = 1$, $\theta^{A}(S2) = 0$, x' = 1, x'' = 0

- Quad core-i7 machine (2.2GHz) of 16GB main memory
- Benchmark suites
 - OmpSCR Benchmarks Suite,
 - Polybench-ACC OpenMP Benchmarks Suite

Experiments - OmpSCR Benchmark suite


- Evaluation on 12 benchmarks
- Identified all documented races (5)



• False positives because of linearized subscripts

Experiments - Polybench-ACC OpenMP Benchmark suite

• Evaluation on 22 benchmarks



- NO False positives (All verified)
- Majority of races are from:
 - Shared scalar variables inside the work-sharing loops

Strengths


- Input independent and schedule independent
- Guaranteed to be exact if the input program satisfies all the standard preconditions of the polyhedral model

Limitations

- Textually aligned barriers
 - All threads encounter same sequence of barriers
- Pointer aliasing

Tool	Supported Constructs	Approach	Guarantees
Pathg (Yu et.al)	OpenMP worksharing loops, Simple Barriers, Atomic	Thread automata	Per number of threads
OAT (Ma et.al)	OpenMP worksharing loops, Barriers, locks, Atomic, single, master	Symbolic execution	Per number of threads
ompVerify (Basupalli et.al)	OpenMP 'parallel for'	Polyhedral (Dependence analysis)	Per worksharing loop loop
PolyOMP Our Approach	OpenMP worksharing loops, Barriers in arbitrary nested loops, Single, master	Polyhedral (MHP relations)	Per program

Overall workflow (PolyOMP)



- Redundant usage of barriers is a common performance issue
- Definition:
 - A barrier is redundant if its removal doesn't change the program semantics (No data races)
- Hence, we assume input programs to be data-race-free.

Optimization of SPMD-style programs - Redundant barriers

```
#pragma omp parallel
     1
     2
     3
              #praqma omp for
              for(int i = 0; i < N; i++) {</pre>
     4
                   for(int j = 0; j < N; j++)</pre>
     5
                        for(int k = 0; k < N; k++)
     6
                            E[i][j] = A[i][k] * B[k][j]; //S1
     7
              }
     8
     9
              #praqma omp for
     10
              for(int i = 0: i < N: i++) {</pre>
     11
                   for(int j = 0; j < N; j++)</pre>
     12
                        for(int k = 0; k < N; k++)
     13
                            F[i][j] = C[i][k] * D[k][j]; //S2
     14
              }
     15
     16
     17
              #pragma omp for
              for(int i = 0; i < N; i++) {</pre>
     18
                   for(int j = 0; j < N; j++)</pre>
     19
                        for(int k = 0; k < N; k++)
     20
                            G[i][j] = E[i][k] * F[k][j]; //S3
     21
              7
     22
     23
A sequence of matrix multiplications, i.e., E = A \times B; F = C \times D; G = E \times F;
```

Optimization of SPMD-style programs - Redundant barriers

```
#pragma omp parallel
1
2
     Ł
3
         #praqma omp for
         for(int i = 0; i < N; i++) {</pre>
4
             for(int j = 0; j < N; j++)</pre>
5
                  for(int k = 0; k < N; k++)
6
                       E[i][j] = A[i][k] * B[k][j]; //S1
7
         }
8
9
10
         #praqma omp for
         for(int i = 0; i < N; i++) {
11
             for(int j = 0; j < N; j++)</pre>
12
                  for(int k = 0; k < N; k++)
13
                       F[i][j] = C[i][k] * D[k][j]; //S2
14
         }
15
16
17
         #pragma omp for
         for(int i = 0; i < N; i++) {</pre>
18
19
             for(int j = 0; j < N; j++)</pre>
                  for(int k = 0; k < N; k++)
20
21
                       G[i][j] = E[i][k] * F[k][j]; //S3
         }
22
    }
23
             Implicit barrier on line 8 is redundant ©
```

Chatarasi, Prasanth (Rice University)

Masters Thesis Defense

Our approach for identification of redundant barriers

- Remove all barriers from the program and compute data races
 - Races are computed with our race detection approach
- Map each barrier to a set of races that can be fixed with that barrier
 - For each barrier, our approach computes *phases* again, and see whether source and sink of the race are in different phases
- Greedily pick up set of barriers from the map so that all races are covered.
 - Subtract the required barriers from set of initial barriers

- Benchmark suites
 - OmpSCR Benchmark Suite, Polybench-ACC OpenMP Benchmark suite
- Two platforms, i.e., IBM Power 8 and Intel Knights Corner


	Intel KNC	IBM Power 8
Micro architecture	Xeon Phi	Power PC
Total threads	228	192
Compiler	Intel ICC v15.0.0	IBM XLC v13.1.2
Compiler flags	-O3 -fast(icc)	-03

- Two variants:
 - Original OpenMP program
 - OpenMP program after removing redundant barriers

- Evaluation on 12 benchmarks
- Detected 4 benchmarks as race-free
 - All barriers are necessary to respect program semantics

Experiments - Polybench-ACC OpenMP Benchmark suite


- Evaluation on 22 benchmarks
- Detected 14 benchmarks as race-free



- Less improvement because of well load-balanced work-sharing loops
- Effective IBM XLC barrier implementation than Intel ICC barrier

	Style	Key idea	Limitations
Kamil et.al	SPMD	Tree traversal on	Conservative MHP in case of
LCPC'05		concurrency graph	barriers enclosed in loops
Tseng et.al	SPMD +	Communication analysis b/w	Structure of loops
PPoPP'95	Fork-join	computation partitions	enclosing barriers
Zhao et.al	Fork-join	SPMDization by	Join (barrier) synchronization
PACT'10	FORK-JOIN	loop transformations	from only for-all loops
Our approach	SPMD	Precise MHP analysis with	Can support barriers in
		extensions to Polyhedral model	arbitrarily nested loops

PolyOMP Infrastructure



- Extensions (Space and Phase mappings) to the polyhedral model to capture partial order in SPMD-style programs
- Formalization of May-Happen-in-Parallel (MHP) relations from the extensions
- Approaches for static data race detection and redundant barrier detection in SPMD-style programs
- Demonstration of our approaches on 34 OpenMP programs from the OmpSCR and PolyBench-ACC benchmark suites

- Enhancing OpenMP dynamic analysis tools for race detection with our MHP analysis
- Replacing barriers with fine grained synchronization for better performance
- Repair of OpenMP programs with barriers
- Enabling classic scalar optimizations (code motion) in OpenMP programs

Thesis Committee

- Prof. Vivek Sarkar,
- Prof. John M. Mellor-Crummey,
- Prof. Keith D. Cooper, and
- Dr. Jun Shirako
- Co-author: Dr. Martin Kong
- Rice Habanero Extreme Scale Software Research Group
- Polyhedral research community
- Family and friends

"Extending the polyhedral compilation model for explicitly parallel programs is a new direction to the multi-core programming challenge."

Thank you!