Automatic High-Performance Kernel Generation for EDDO-Style Accelerators*

Prasanth Chatarasi

Research Staff Member @ Al Hardware Group, IBM T.J. Watson Research Center, YorkTown Heights, NY, USA https://www.research.ibm.com/artificial-intelligence/hardware/ prasanth@ibm.com

SIAM Conference on Parallel Processing for Scientific Computing (PP22), Feb 26th, 2022





*Work done during PhD studies in Habanero Research Group at Georgia Institute of Technology



Deep Learning (DL) Accelerators

Emerged to address the demands of DL models training and inferences

- A large array of processing elements to provide high performance
- Direct communication between PEs for energy efficiency
 - PE & PE requires ~3x less energy compared to PE & L2



TPU, Google







xDNN, Xilinx



DLA, NVIDIA





Al Engine, Xilinx (Versal)





Abstract template

Trend in Accelerators

- Monolithic (coarse-grained) accelerators have served the purpose of proving higher performance and energy efficiency for specific computations (e.g., GEMM, CONV2D)
- Challenges:
 - Often times, the "dataflow" is hard-wired in the accelerator
 - Inhibits exploring different mappings for emerging workload shapes
 - Suffer from flexibility in supporting "little more" broader computations
 - E.g., supporting interleaving of computations (e.g., point-wise + Depth-wise)
 - <u>Current approach involves adding enhancements to the monolithic accelerators</u>
 - E.g., adding another compute unit meant for the new computations.
 - E.g., adding more SIMD units or Systolic arrays (e.g., TPU V1 vs TPU V2)
 - Hard to manage going forward with evolving operators in DL space

Another approach: "Programmable explicit-decoupled data orchestration accelerators"

- Compute and memory operations are decoupled
- Data movement is explicit

ICDO vs EDDO Architectures



Datapaths

EDDO Architectures

Benefits

- Dedicated (and often statically programmed) state machines more efficient than general cores
- Perfect "prefetching"
- **Buffet** storage idiom provides fine-grain synchronization and efficient storage, or scratchpads + Send/Recv synchronization
- Hardware mechanisms for reuse



Pellauer et. al., "Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration", ASPLOS 2019

Challenges: EDDO Architectures

Challenges

- **No single binary:** Collection of distinct binaries that program distributed state machines working together to execute algorithm
 - E.g., CNN layer on EDDO arch \rightarrow ~250 distinct state machines.
- 2. **Reuse optimization** is critical for efficiency
 - E.g., CNN layer on EDDO arch \rightarrow 480,000 mappings, 11x spread in energy efficiency, 1 optimal mapping
 - Need an optimizer or *mapper*



- 3. Variety of EDDO architectures, constantly evolving
 - Need an abstraction that Mapper and Code Generator will target



Today's talk: PolyEDDO Overall Compilation Flow



Angshuman Parashar, Prasanth Chatarasi, and Po-An Tsai, 11th International Workshop on Polyhedral Compilation Techniques (IMPACT'21)

*† Parashar et. al., "Timeloop: Timeloop: A Systematic Approach to DNN Accelerator Evaluation", ISPASS 2019 [†] Wu et. al., "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs", ICCAD 2019

Example1 – Symbolic Hardware Space-Time (SHST)





SpaceTime₂ $[s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]$:

$$s_2 = 0 \& t_2 = 0 \&$$

 $0 \le s_1 < 4 \& 0 \le t_1 < 3$

Single L2, 4 L1s, 3 time-steps • In each step, the L2 delivers a tile of data to

- each L1
- stagnant for L2

S₁

• Across all these L1 time steps, the resident tile in L2 does not change. In effect, time is

Example2 — Symbolic Hardware Space-Time (SHST)



 $SpaceTime_{3} [s_{3}, t_{3}] \rightarrow [SpaceTime_{2} [s_{2}, t_{2}] \rightarrow SpaceTime_{1} [s_{1}, t_{1}]]:$

$$s_3 = 0$$
 $t_3 = 0$
 $0 \le s_2 < 2$ $0 \le t_2 < 2$
 $0 \le s_1 < 4$ $0 \le t_1 < 3$

L2

L3

 $SpaceTime_{3}[0,0] \rightarrow [SpaceTime_{2}[1,0] \rightarrow SpaceTime_{1}[2,1]]$





Example4 — Eyeriss-like accelerator



PolyEDDO Code Generator



Mapping workloads (Tensor operations)





Mapping workloads (The Tiling-relation, T-relation)



 $SpaceTime_3[0,0] \rightarrow SpaceTime_2[1,1]$

Set of Tensor Coords → MatrixA[m,k] : ... MatrixB[k,n] : ...

MatrixZ[m,n] : ...

T-relation: Projection from SHST coordinate to a set of tensor coordinates
Tells you *what* tiles of data *must* be present at that point in space-time to honor the mapping.
Does not tell you *how* the data got there.

 $SpaceTime_{3}[0,0] \rightarrow [SpaceTime_{2}[1,0] \rightarrow SpaceTime_{1}[2,1]]$

Set of Tensor Coords

→ MatrixA[m,k] : ... MatrixB[k,n] : ... MatrixZ[m,n] : ...

Decoupling — Breaking the hierarchy







16







OPTIMIZATION PROBLEM (FOR A SINGLE MAPPING!)



- 1. Enumerate all possibilities and find optimum solution
- 3. Expose choices to mapping (and thereby the mapspace)



EXAMPLE OUTPUT

```
// Program to read Weights from DRAM into RowBuffer.
if (P >= 1)
                                                                                                                  if (K >= 1) {
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \ll min(2, R - 1); c4 \neq = 1)
      ACTION READ("DRAM", "DRAM", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                    if (K \ge 16 \& P \ge 1 \& R \ge 1) {
// Program to read Inputs from DRAM into DiagBuffer.
if (K \ge 1 \& P \ge 1 \& R \ge 1)
   for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
                                                                                                                    } else if (K <= 15 && P >= 1 && R >= 1) {
    ACTION READ("DRAM", "DRAM", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);
// Program to read Outputs from DRAM into ColBuffer.
                                                                                                                    }
                                                                                                                  }
if (R >= 1)
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \le min(13, P - 1); c4 += 1)
      ACTION READ IU("DRAM", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                  if (R >= 1)
                                                                                                                    for (int c0 = 0; c0 <= min(15, K - 1); c0 += 1) {</pre>
// Program to read Weights from RowBuffer into RowBroadcaster.
                                                                                                                      for (int c4 = 0; c4 \le min(4, P - 1); c4 += 1)
if (P >= 1) {
  for (int c_2 = 0; c_2 <= min(15, K - 1); c_2 += 1)
    for (int c4 = 0; c4 \le min(2, R - 1); c4 += 1)
                                                                                                                      for (int c4 = 0; c4 \ll min(13, P - 1); c4 \leftrightarrow = 1)
       ACTION READ("RowBuffer", "RowBuffer", "RowBroadcaster", "Weights", 2)(c4, 0, c4, c2, c2, c4);
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \le min(2, R - 1); c4 \ne 1)
       ACTION SHRINK("RowBuffer", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                  // Program to compute Multiply at Multiplier.
}
                                                                                                                  for (int c0 = 0; c0 <= 15; c0 += 1) {
                                                                                                                    for (int c4 = 0; c4 <= 4; c4 += 1)
// Program to read Inputs from DiagBuffer into DiagBroadcaster.
                                                                                                                      for (int c_5 = 0; c_5 <= 2; c_5 += 1)
if (K \ge 1 \& P \ge 1 \& R \ge 1) {
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
                                                                                                                    if (K \ge c0 + 1) {
    ACTION READ("DiagBuffer", "DiagBuffer", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 0, c3);
                                                                                                                      for (int c4 = 0; c4 \le min(4, P - 1); c4 += 1)
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBuffer", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);
}
                                                                                                                      if (K \le 15 \&\& c0 + 1 == K) {
// Program to read Outputs from ColBuffer into ColSpatialReducer.
if (R >= 1) {
                                                                                                               4)
  for (int c_2 = 0; c_2 <= min(15, K - 1); c_2 += 1)
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)</pre>
                                                                                                                      } else if (c0 == 15) {
      ACTION READ IU("ColBuffer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c2, c2, c4)
   for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
                                                                                                               4)
    for (int c4 = 0; c4 \ll min(13, P - 1); c4 \iff 1)
       ACTION UPDATE("ColBuffer", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                      for (int c4 = 0; c4 <= min(2,
}
                                                                                                                        for (int c6 = 5 * c4; c6 <=</pre>
// Program to read Weights from RowBroadcaster into OperandA.
                                                                                                                          ACTION SHRINK("Multiplier
```

// Program to read Inputs from DiagBroadcaster into OperandB.

```
for (int c_3 = 0; c_3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c8 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c8 <= min(min(4 * R + c3 - 4, 5 * c3), c3 + 8);
    ACTION READ("DiagBroadcaster", "DiagBroadcaster", "OperandB", "Inputs", 1)(c3, 0, c8, 0, c3);
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 15, c3);
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, K - 1, c3);
```

// Program to read Outputs from ColSpatialReducer into Result.

```
for (int c_8 = c_4; c_8 <= min(5 * R + c_4 - 5, c_4 + 10); c_8 += 5)
  ACTION READ IU("ColSpatialReducer", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c8, c0, c4);
ACTION UPDATE("ColSpatialReducer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c0, c0, c4);
COMPUTE Multiplier Multiply(c4 + 5 * c5, c0, c0, c4, c5);
for (int c6 = c4; c6 <= min(5 * R + c4 - 5, c4 + 10); c6 += 5)
 ACTION UPDATE("Multiplier", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c6, c0, c0, c4);
for (int c_3 = 0; c_3 <= min(min(min(min(6, K - 2), P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 + c3 + c3 + c3 + c3)
    ACTION SHRINK("Multiplier", "OperandB", "Inputs", 1)(c3, K - 1, c6, K - 1, c3);
for (int c_3 = 0; c_3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 +
    ACTION SHRINK("Multiplier" "OperandR" "Toputs" 1)/c3 15 c6 15 c3).
                              Present capability: build generated code
                               against an EDDO emulator (automatically
                               configured from the PHST)
```

Summary and Questions?

• Summary

- HST (Hardware Space-Time) an abstraction for EDDO architectures represented using the Polyhedral Model
- PolyEDDO (WIP) an analysis and code-generation flow based on HST

• Research questions

- How do we think about mapping imperfectly-nested loops to generic EDDO architectures?
- How do we capture sparsity extensions of the accelerators?



Acknowledgments

- Angshuman Parashar, NVIDIA
- Po-An Tsai, NVIDIA



Backup

Why do we need accelerators?

1) DNN models have tight constraints on latency, throughput, and energy consumption, esp. on edge devices

> 2) DNN models have trillions of computations **Need high throughput – Makes CPUs inefficient**

3) DNN models involve heavy data movement **Need to reduce energy – Makes GPUs inefficient**



500×

Landscape of DNN Accelerators

